

WHAT IS CLAIMED IS:

1 1. Apparatus for interfacing a media access controller (MAC) and a physical layer
2 device (PHY) in a manner whereby the standards of IEEE 802 are complied with for at least
3 one of the gigabit media independent interface and the ten bit interface, transferring data at a
4 predetermined rate while substantially reducing the required number of input and output pins,
5 said apparatus comprising:

6 means for multiplexing the data and control signals that are normally applied to a
7 predetermined number of pins to a significantly lesser number of pins and for selectively
8 mapping the data and control signals to the lesser number of pins.

9 2. Apparatus as defined in claim 1 wherein said multiplexing means multiplexes
10 different significant bits of data on the same set of pins using both edges of a clock signal
11 having the predetermined rate, thereby transferring data at the predetermined rate on the
12 lesser number of pins.

13 3. Apparatus as defined in claim 1 wherein the clock rate is within the range of
14 about 2.5 MHz and about 125 MHz, with the clock rate being within the range of about 2.5
15 and about 25 MHz for the ten bit interface and about 125 MHz for the gigabit media
16 independent interface operation.

17 4. Apparatus as defined in claim 1 wherein said multiplexing means includes
18 means for controlling the relative timing between the clock signal and the data during
19 transmitting and during receiving, the clock and data signals being generated substantially
20 simultaneously when either the MAC or the PHY transmits the signals, such that the data to
21 clock output skew at the transmitter is within +/- 500 picoseconds and the data to clock input
22 skew at the receiver is between about 1 and about 2.8 nanoseconds for clock signal speeds
23 within the range of 2.5 MHz and 125 MHz.

24 5. Apparatus as defined in claim 3 wherein the clock signal has a duty cycle for
25 gigabit media independent interface operation that is within the range of 45 and 55 percent
26 and a duty cycle for the ten bit interface operation that is within the range of 40 and 60
27 percent.

1 6. Apparatus as defined in claim 1 comprising six input pins for use in either the
2 gigabit media independent interface operation or the ten bit interface operation in which:

3 a transmit reference clock signal TXC is applied to a first pin in the gigabit media
4 independent interface operation and the ten bit interface operation;

5 8 bits of data are applied to the second through fifth pins on both edges of a clock
6 cycle during the gigabit media independent interface operation and the ten bit interface
7 operation;

8 2 bits of data are applied to the sixth pin in the ten bit interface operation; and,

9 control signals are applied to the second through fifth pin in the gigabit media
10 independent interface operation.

1 7. Apparatus as defined in claim 1 comprising six output pins for use in either the
2 gigabit media independent interface operation or the ten bit interface operation in which:

3 a receive reference clock signal RXC is derived from the received data stream and
4 appears on a first pin in the gigabit media independent interface operation and the ten bit
5 interface operation;

6 8 bits of data are applied to the second through fifth pins on both edges of a clock
7 cycle during the gigabit media independent interface operation and the ten bit interface
8 operation;

9 2 bits of data are applied to the sixth pin in the ten bit interface operation; and,

10 control signals are applied to the second through fifth pin in the gigabit media
11 independent interface operation.

1 8. A media interface for a media access controller (MAC) and a physical layer
2 device (PHY) that complies with the standards of IEEE 802 for at least gigabit media
3 independent interface operation and the ten bit interface operation, which interface transfers
4 data at a predetermined clock rate on a reduced number of pins, said interface multiplexing
5 the data and control signals that are applied to the reduced number of pins using both edges
6 of said clock signal and for selectively mapping the data and control signals to the reduced
7 number of pins.

9. A media interface as defined in claim 8 wherein the reduced number of pins is

12.

10. A media interface as defined in claim 8 further comprising six input pins for use in either the gigabit media independent interface operation or the ten bit interface operation in which:

a transmit reference clock signal TXC is applied to a first pin in the gigabit media independent interface operation and the ten bit interface operation;

8 bits of data are applied to the second through fifth pins on both edges of a clock cycle during the gigabit media independent interface operation and the ten bit interface operation;

2 bits of data are applied to the sixth pin in the ten bit interface operation; and,

control signals are applied to the second through fifth pin in the gigabit media independent interface operation.

11. A media interface as defined in claim 8 further comprising six output pins for use in either the gigabit media independent interface operation or the ten bit interface operation in which:

a receive reference clock signal RXC is derived from the received data stream and appears on a first pin in the gigabit media independent interface operation and the ten bit interface operation;

8 bits of data are applied to the second through fifth pins on both edges of a clock cycle during the gigabit media independent interface operation and the ten bit interface operation;

2 bits of data are applied to the sixth pin in the ten bit interface operation; and,

control signals are applied to the second through fifth pin in the gigabit media independent interface operation.

12. Apparatus as defined in claim 8 wherein CRS and COL signals are applied on the same pin.

1 13. A method of interfacing a media access controller (MAC) and a physical layer
2 device (PHY) to comply with the standards of IEEE 802 for at least one of the gigabit media
3 independent interface and the ten bit interface, and transfer data at a predetermined rate while
4 substantially reducing the required number of input and output pins, said method comprising:
5 multiplexing data and control signals using both edges of a clock signal having
6 the predetermined rate; and,
7 strategically mapping the data and control signals that are normally applied to a
8 predetermined number of pins to a significantly lesser number of pins while still maintaining
9 the operability of the interface.